MEMORY DEVICE IN MOBILE PHONE

PRIORITY

This application claims priority to an application entitled "MEMORY APPARATUS AND THEREFOR CONTROLLING METHOD FOR MOBILE STATION" filed in the Korean Industrial Property Office on September 7, 2001 and assigned Serial No. 2001-54988, the contents of which are hereby incorporated by reference.

10

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to a memory device, and 15 particular, a memory device for a mobile phone having a large capacity at low cost.

2. Description of the Related Art

A memory for an existing mobile phone includes a flash memory for storing a program for controlling the operation and function of the mobile phone and an SRAM (Static Random Access Memory) for executing the program. The flash memory is typically a NOR-type memory that stores user data files as well as the program. The user data may include an address book containing phone numbers and associated user names, e-mail messages and downloaded content from the Internet. In addition to the required operational programs, the memory may also store on-screen images and icons to be used during operation and programming of the phone.

FIG. 1 is a block diagram illustrating a mobile phone 100 employing a 30 conventional memory device 15.

Referring to FIG. 1, a microprocessor (MPU) 20 provides overall control to the operation of the mobile phone 100 by a control program stored in the memory device 15. An analog circuit 40 provides an air-interface to a mobile 5 communication system via antenna ANT and a user-interface 50 provides an interface for a user through an LCD display, keypad, and microphone. A power and reset circuit 60 is provided to reset and initialize the MPU 20 and memory 15 upon start-up of the mobile phone 100. The memory device 15 includes a NOR-type flash memory 10 for storing application programs and user data and a 10 Random Access Memory (RAM) for executing the programs.

In the conventional memory as shown in FIG. 1, the NOR-type flash memory 10 is simply attached to a microprocessor (MPU) 20 so that upon the mobile phone 100 resetting, the MPU 20 generates a dedicated reset vector address, reads a program code from the flash memory 10, and performs a program in the RAM 30 according to a program sequence. Moreover, all user data received through the air, via an antenna ANT, or downloaded from a PC (personal computer) are stored in the NOR-type flash memory 10 being a non-volatile one to be available to a user when necessary.

20

Storage of user data as well as program data in the NOR-type flash memory imposes cost and space constraints on the manufacture of the existing mobile phone. Especially due to the rising demand for multimedia functions in the mobile phone, the conventional memory structure has the problem that an expensive memory is used for simply storing data. For example, a 4Mb or above memory is typically used to store one MP3 file.

Therefore, a need exists for a low-cost, large capacity memory device which occupies the same area or smaller than that of a conventional memory device.

SUMMARY OF THE INVENTION

Accordingly, it is an object of the present invention to provide a memory device for a mobile phone which overcomes the disadvantages of conventional memory devices that employ a NOR-type flash memory.

It is another object of the present invention to provide a memory device for a mobile phone having a large capacity at low cost.

The foregoing and other objects are achieved by a memory device for a mobile phone where an expensive NOR-type flash memory is replaced by an inexpensive NAND-type memory and RAM in order to offer a large user data area and reduce memory cost.

According to one aspect of the present invention, a memory device for a mobile phone is provided. The memory device includes a flash memory for storing program data and user data; an interface circuit configured for interfacing the flash memory to a microprocessor; a first memory for copying the program data of the flash memory; and a second memory for executing the program data of the first memory wherein the first and second memories are independent memories. The flash memory is a NAND-type flash memory and the interface circuit is an application-specific integrated circuit (ASIC) including a read-only memory (ROM) for storing program codes and an error correction circuit. Additionally, the first and second memories are preferably random-access memories (RAM).

According to another aspect of the present invention, a mobile communication device, i.e., a mobile phone, is provided. The mobile communications device includes an analog circuit for air interfacing the mobile 30 communication device; a user interface circuit for interfacing between the mobile

communication device and a user; a microprocessor (MPU) for providing overall control of the operation of the mobile device; and a memory device including a flash memory for storing program data and user data; an interface circuit for interfacing the flash memory to the microprocessor; a first memory for copying 5 the program data of the flash memory; and a second memory for executing the program data of the first memory wherein the first and second memories are independent memories. The flash memory is a NAND-type flash memory and the interface circuit is an application-specific integrated circuit (ASIC) including a read-only memory (ROM) for storing program codes and an error correction circuit. Additionally, the first and second memories are preferably random-access memories (RAM).

BRIEF DESCRIPTION OF THE DRAWINGS

15

The above and other objects, features and advantages of the present invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings in which:

- FIG. 1 is a block diagram illustrating a mobile phone employing a conventional memory device;
 - FIG. 2A is a block diagram illustrating a mobile phone employing a memory device according to the present invention;

25

- FIG. 2B is a schematic diagram of an interfacing circuit for interfacing a NAND-type flash memory to a microprocessor in accordance with the present invention;
- FIG. 2C is a timing diagram for the interfacing circuit of FIG. 2B; and

FIG. 3 is a flowchart illustrating an operation of a mobile phone employing the memory device of the present invention.

5

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

A preferred embodiment of the present invention will be described hereinbelow with reference to the accompanying drawings. In the following description, well-known functions or constructions are not described in detail since they would obscure the invention in unnecessary detail.

FIG. 2A is a block diagram illustrating a mobile phone employing a memory device according to the present invention.

15

The mobile phone 200 includes an analog circuit block 240 for an air-interface, a user interface 250, an MPU 220 for providing overall control over the mobile phone, a NAND interface circuit (ASIC) 215 with a program ROM built therein, a NAND-type flash memory 210, and a first and second RAM 230, 235.

The analog circuit block 240 is coupled to an antenna ANT and takes charge of air interfacing the mobile phone 200 to a mobile communication system by transmission/reception and modulation/demodulation of RF and IF signals. The user interface 250, having an LCD, input keys and other indicators, takes charge of interfacing between the mobile phone and a user. The MPU 220 provides overall control over the mobile phone to perform the functions inherent to the mobile phone. Additionally, a power and reset circuit 260 is provided to reset and initialize the MPU 220 and memory upon start-up of the mobile phone 200.

The NAND-type flash memory 210 stores a main program and user data 30 and the RAM 230, 235 is used for executing the main program. The NAND-type

30

flash memory 210 stores all application programs for controlling the operation of the mobile phone and font data for use in displaying messages, and is used as a user data storing area during the operation of the mobile phone. The NAND-type flash memory 210, RAM1 230 and RAM2 235 can be integrated into a multi-chip package (MCP). RAM1 230 is preferably a Random Access Memory (RAM) for copying the program stored in the NAND-type flash memory 210 and RAM2 235 is preferably a working RAM necessary to execute the copied program.

In contrast to the conventional NOR-type flash memory which supports address bus interfacing to the MPU, the NAND-type flash memory 210 is interfaced by loading each command and address on a data bus, and therefore, is provided with NAND interface circuit 215. The NAND interface circuit 215 is preferably an application-specific integrated circuit (ASIC) that includes the program ROM for executing the minimum function required for the MPU 220 and a digital circuit for NAND-type flash memory interfacing, and performs an error control function that may be required during NAND interfacing. The ROM of the ASIC 215 stores program codes for downloading application codes, managing files of the NAND-type flash memory, reading the application program 20 and font data from the NAND-type flash memory and copying them in the RAM, and jumping to a starting address of the RAM. The ROM of the ASIC 215 can be a flash type or a small capacity masking type.

FIG. 2B is a schematic diagram of a digital circuit that makes up the NAND interface circuit 215 for interfacing the NAND-type flash memory 210 to the microprocessor 220, and FIG. 2C is a timing diagram for the interfacing circuit of FIG. 2B. The interfacing of the MPU 220 and the NAND-type flash memory 210 will be described below.

The MPU 220 generally provides several CS (chip select) signals to

interface with peripheral devices, such as a memory. Referring to FIGS. 2A and 2B, the NAND-type flash memory 210 is activated by a CS signal 226 and can interfaced utilizing be only three addresses each designating address/command/data. DATA bus 222 loads the address/command/data signal 5 into the NAND interface circuit 215 and ADDRESS bus 224 utilizes three addresses (addr 11, 12, 13) to interface the MPU 220 to the NAND flash memory 210. These addresses are fed into the NAND interface circuit 215 from the MPU 220 and processed by a plurality of logic gates 211, 213, 216 to generate signals 231, 232, 233, which make up a NAND control signal 219, for loading into the 10 NAND-type flash memory 210. Addr 13 is utilized to generate a NAND CE (chip enable) signal 231. NAND CE must be input to the NAND flash memory 210 whenever the NAND memory 210 is accessed regardless of the address/command/data signal as shown in FIG. 2C, i.e., NAND CE signal is always low whenever NAND memory 210 is accessed. Addr 12 is utilized to 15 generate a NAND CLE (command latch enable) signal 232 for indicating command data is being loaded in DATA bus 222. Addr 11 is utilized to generate a NAND ALE (address latch enable) signal 233 for indicating address data is being loaded in DATA bus 222. The NAND CE (chip enable) signal 231, NAND CLE (command latch enable) signal 232, and NAND ALE (address 20 latch enable) signal 233 make up the NAND control 219 required to interface the MPU 220 with the NAND-type flash memory 210.

Additionally, a READ pulse 228 and a WRITE pulse 229 is provided from the MPU 220. The READ pulse 228 is generated from the MPU 220 when 25 data is read from the NAND flash memory 210 and is also input to the NAND interface circuit 215 to read ROM code stored therein. The WRITE pulse 229 is generated from the MPU 220 when data is written into the NAND flash memory 210. The NAND interface circuit 215 additionally outputs a CS_OUT (chip select output) signal 235 and an address 234 for selecting an ECC (error correcting code) chip when error correction is necessary.

With reference to FIG. 2C, illustrative examples of writing/reading data to the NAND flash memory 210 will be described. When writing command data, the CS signal 226 goes low and addr 13 goes high resulting in a low NAND CE signal 231. At the same time, the WRITE pulse 229 is generated from MPU 220 5 and input to the NAND flash memory 210. Additionally, addr 12 goes high to make NAND CLE signal 232 go high and indicate that the data in the DATA bus 222 is a command. The command could be "write", "read", etc. When writing address data, the NAND CE signal 231 goes low while addr 11 goes high to generate NAND ALE signal 233, which indicates that address is being loaded in 10 the DATA bus 222. The WRITE pulse 229 is also input to the NAND flash memory 210. When writing data, the NAND CE signal 231 goes low, while at the same time, data to be stored in NAND memory is loaded into the DATA bus 222. In this case neither addr 12 nor addr 11 goes high, which indicates the data being loaded in the DATA bus 222 is data. The WRITE pulse 229 is also 15 input to the NAND flash memory 210. When reading data, the NAND CE signal 231 goes low and the READ pulse 228 generated from the MPU 220 is input to the NAND flash memory 210.

In the general operation of the mobile phone, upon the mobile phone 20 resetting during a power-up operation, the MPU 220 accesses the ROM of the ASIC 215, checks the NAND-type flash memory 210 in relation to the program, and if the program is normal, reads the program from the NAND-type flash memory 210 and copies it in RAM1 230. After the program copy, a program counter of the MPU 220 is set to the address of RAM1 and then the copied 25 program is performed. Moreover, if the memory of the ASIC 215 is a RAM, a reset signal from power and reset circuit 260 of the memory is applied first to the ASIC 215 and the ASIC 215 holds the MPU 220 in the reset state until the program is completely copied from the NAND-type flash memory 210 to the RAM1 230. After copying the program, the ASIC 215 releases the MPU 220 from the reset state to operate the MPU 220 normally.

Referring to FIG. 3, an operation of a memory device for a mobile phone in accordance with the present invention will be described.

When the mobile phone is reset in step 300, the MPU 220 accesses the ROM of the ASIC 215 at address 0 and performs an initialization operation in step 302. In step 302, the MPU 220, boot RAM, ASIC 215 and associated hardware components are initialized. According to the program stored in the ROM of ASIC 215, the MPU 220 checks the contents of the NAND-type flash memory 210 in step 304.

In step 306, the data retrieved in step 304 is validated. If the data is found to be valid, RAM1 230 is initialized in step 310. During the initialization process of RAM1 230, its memory is cleared and it is assigned a code area address. In step 312, the program stored in the NAND-type flash memory 210 is copied into RAM1 230. After the copy operation is completed, the MPU 220 sets the value of its internal programs counter as the starting address of RAM1 230 and jumps to the starting address of RAM1 230 to perform the copied application program in step 314.

20

If during step 306 it is found that a normal application program is not stored in the NAND-type flash memory 210, the NAND-type flash memory 210 is initialized and a download standby mode is entered to download normal application programs in step 308. An appropriate message can be displayed on a 25 display of the user interface 250 so that the user can view the program execution state of the memory when the application program is copied from the NAND-type flash memory 210 to the RAM or the download standby state is entered.

In accordance with the present invention, the conventional NOR-type 30 flash memory for storing an application program is replaced by an inexpensive

large-capacity NAND-type flash memory and RAM, thereby reducing memory cost. In particular, substitution of a pseudo-SRAM for the RAM for executing the application program is more beneficial. The use of the inexpensive, large-capacity NAND-type flash memory secures a large storage area for a user with 5 low cost.

While the invention has been shown and described with reference to a certain preferred embodiment thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.